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ABSTRA~'T 
Data hufTcring circuits, such as FIFO (First-In First-Out) devices arc wi<fcly used in 
communicatic)n systems. These devices have hccn prcferahly n1anufacturcd in c·~1os 
(Complernentary ~1ctal-Oxidc Scn1ic:onductclr) trrhnolr,gy. The tcchncllogy preference is due to 
the fact that the rnain rival tcchncllogy, digital Ilir<>lar, is characterized hy having higher JHl\\'L'r 
dissipation, higher cc>st and lo\\'Cr packing density. ll<>"'cvcr; Bip<>lar tcc:hn<>l<>gics such as l:('l .. 
(Ernitter Couple Lc>gic) irnpll'rncntcd in prcx:csscs like Al~&·r·s sr:OXIL. (Scaled r:ast ()Xidc 
Isc)lated Logic) arc very \\'l'II beginning to hccornc a challenge to c·~1os designs, specifically in 
areas where high SJJecd pcrforrnance is required ( I J. Nevertheless, these l)'J">C of ncv.1 technologies 
arc not heing used in Flf;() designs; even though high speed n1ight he achieved, rnany systerns still 
use CMOS FIFOs. The r:·1r:o (levcl<>pcd in this thesis, <>n the other hand, presents a ncv.' 
approach to data huffering device design. It also presents all the results of the design l<x>ls 
commc)nly used in C~10S hut in this case applied to Bipolar. Furtherrnorc; it pr<>vcs that data 
buffering techniques can he irnplcn1cnted in Bipolar logic fan1ilics, such as ECL, where high speed 
data rates ,night be required. 
This prototype uses a shift register design apprc)ach; since its memory depth is not a design 
concern, faJl-through tirne will be taken as the total delay frc)rn the first to the last word. Data can 
also be written and read in serial and parallel rn0<les through the correspondent input and output 
shift register buffers. It features serial to parallel interfaces [2) at the input and <>ulpul ports. 
These interfaces perfc)rn1 also serial shift registers tasks. The output interface however; includes 
/ 
also a multiplexer which <)utputs the serial bit when that mode is chosen. This rnultiplcxer is 
activated by the serial contrc)I signals being internally created. 
Additionally; all the scr ia I ancl parallel data movement is controlled by t we> clocks: 
CLOCKWRITE and CLOCKREAD. These clocks manage the entire circuit synchronously, even 
though, internal data is transferred asynchronously. The advantage of having only one clc)ck per 
input and output function, is that the clocks are independent of the input or output mc)de. It also 
1 
cs1ahlishcs n synchrc>n<>us rclali<>nship hctv.1ccn h<>w external data should he v.1 rillcn and read; 
which in turn dirninishcs lhc <x:c:urrcnccs <>f rare C<>ndili<1ns and serial data hcing scnl in parallel 
. (Y VICC versa. 
The input and oulput control pins SPWRITE and SPREAD, generate internal dccisi<>ns s<> that, 
although the cl<lCk rnighl l)C still toggling, the systcn1 will know how t<> transfer data ( in series or 
in parallel) and when to stop the internal cl('>cks. That is, the FIFO descrihe<I in this study 
irnplernents a synchronous-asyn(hronnus data rnanagcrnent invisihle to the user. 
The sirnulation results confirrn the predicted high speed pcrf<lrrnance of the circuit; clock signal 
rates of 1()() ~1f1z arc obtained "·hich dcrnonstrates the speed capability of these Bipolar devices. 
These results further prove-in the accuracy of the logic, tin1ing and behavioral description of the 




The need for large data transfer frc>n1/to mass storage in multiprocessing and dala cc>mn1unication 
fields has bccclme n1clre critical in recent years. Data transfer speed is bcccln1ing a holtlcnerk in 
these systems and the necessity fc>r large data buffers is widely recognized (3]. 
In an cfTort to S<llve these systcrns pcrforn1ance lirnitations, designers have adc>ptcd different design 
tc,ehniqucs such as: pipeline hufTcring, dual-p<)rt RAM devices and First In-First Out (r;11:-o) 
buffers (4). 
FIFO devices feature sirnple controllahility and do not add complexity to the <)vcrall systern design; 
therefclre, FIFO design scerns very suitable to cc)nsun1er prcxlucts. This concept can he applied to 
field/frarne memory in TV/VCR and other video display systerns. Recent dcveloprnents shov1 the 
availability of such devices at S"f)Ccds of 15 to 20 MHz [5] and up to J3 ~1hz on the 
READ/WRITE cycle \vith only 115 n1W in po\ver dissipation [3]. All c)f these FIFOs have hC'cn 
designed and 1nanufacturcd in various C~10S technologies, although BIPOLAR counterparts 
exist, they arc not as popular due to their higher power dissipation and speed. tiowevcr, recently 
developed BIPOLAR technologies, such as AT & T's SFOXIL, might attained the required speed 
and power requirernents of today's tcchnolc)gies. 
Historically, memory designs were used as a tool to prove in different processing technologies; in 
fact, memory processing was used as a manufacturing scratch pad because of the ever changing 
' 
techniques in 1ne1nory size and perfor1nancc. Furthermore, a11 the new s1naller feature 
technologies were first tried in memory wafer manufacturing. 
As it was mentioned before, 1nost of the development achieved in memory technology, was dc)nc in 
different MOS technologies; Bipolar counterparts were not able to compete with the speed and 
almost non existent power dissipation found on CMOS chips. Nevertheless; Bipolar circuits still 
had a market share in memories, particularly FIFOs. Still during the mid-seventies, small scale 
FIFOs were manufactured using IIL (Integrated Injection Logic) technology [6]. These devices 





data that could have been transn1ittcd. Even thr>ugh FIFOs arc not exactly "'r,n<>ry dcvit·cs, they 
pcrforn1 very sirnilar tasks and the end use is the s.an1c: t<l stc>rc, l<l read and t<> "'rite data ( 7~ 
FIFOs hclwevcr; arc a n1c1rc SJlCcific rncn1c>ry device; they send the data out as it "'as received. As 
its name describes them; the first burst of data will be the first c1utput sett<> he re~1d. 
By the end of the seventies, just a few Bip<>lar FIFOs were being designed while C~10S reigned 
over the mcn1ory rnarket. In this decade, the search fc>r higher speeds, lcl\\'Cr p<>\\'Cr dissipation and 
rnaxirnurn circuit integration has prornotcd the devclopn1enl of new prcx·cssing and design 
technologies that rnight he applicable fclf rncrnory perforrnancc. Bip<1lar circuits and technologies 
have been further developed and used in ASIC (Application Specific Integrated C,ircuits) and 
Gate Arrays, \l.1here the rnain concern is speed pcrforrnancc. Because Bipolar technologies do not 
have as great of a packing density as Cf\10S docs, it is easily re.cognizcd that static n1l'rnory 
arrays, for instance, should not he irnplerncntcd in this technologies, hcl\\'Cvcr; if high speed data 
communications is required, a data hufTcring technique such as a FIFO can he used. In cases 
\\1here systerns arc in need of first-in firsL-out data transn1ission, Bipc)lar ECL (Ernittcr Couple 
Logic) circuits do certainly pcrforrn the best. This is strictly Lhe case c>f high speed as the rnain 
device specification. 
The FIFO developed in this study consists of an 8-bit by 32 word, Bipolar prc>totype design, 
implemented in a standard cell approach. The technology used is SFOXIL and the circuit 
libraries and tc)c)ls arc the ones frc)rn the ATE (Advanced TTL ECL) Gate Array farnilics. This 
exercise will analyze the design potential of Bipolar technologies applied to high spec(l data 
buffering. 
1.1 FIFO Design Techniques 
First In-First Out (FIFO) queues can be implemented using a shift register structure, however; the 
• 
major limitation of this approach is that the data must traverse the entire length of the shift 
register before it can exit. This results in a fixed latency or fall through delay time [8]. Another 




A FIFO can also be dcsignc<I by using a n1cmclry to store information and a counter t<l p<lint l<l 
the head of the queue and another counter t<> p<>int l<> the tail. The rnain restriction in this 
approach is that data can not he read and written at the same tin1c since the rncn1ory is shared. 
This is S<>lvcd hy using dual-pc>rt n1cn1ories which arc n1ore cornplcx. This terhnique is generally 
used in high capacity hufTcrs. 
Since high speed data hufTcring is intended; the lc)gic family to he chosen should give the fastest 
S\vitching speed possible. In llIPOLAR technology, Ernitter Couple Logic is therefc>re the logic to 
be used. 
The prototype to be discuscd, uses a shift register approach; because of its srnall size, fall throu!!h 
delay is not as dctrirncntal as in larger size rncn1ories. It features asynchronous RI:1\I) and 
WRITE operations and r>arallcl/scrial load and durnp. The device is irnplcrncntcd in high spl'cd 
ECL cells. 
1.2 Enlitter Couple Logic ( ECL) 
Numerous implementations of basic logic gates have evolved since the develop1ncnt of integrated 
circuits, each with particular strengths and weaknesses. Logic in1plementations invc)lving Bipolar 
transistors typically sacrificed packing density for high speed. ECL represents the highest speed 
Bipolar technology available. The basic ECL gate (Fig. 1) consists of a differential an1plificr \Vith 
the output reflecting the vc)ltage drop across the collector resistors of the an1plifier. 
OR functions arc easily accornplishcd by adding transistors in parallel to those in the differential 
pair. AND/NAND functions require stacking of differential pairs stages, increasing the 
complexity of the gate and reducing the gate speed, thus ECL circuits arc normalJy oriented 
"" 
towards OR/NOR logic. The amplifier is powered either by a resistor from the emitters of the 
transistors to the negative power supply, or an active current source. Active current sources witb 
high impedance greatly improve the ability of the ECL gate to reject common mode noise. ECL 
gates can use complementary inputs, or a single input which is compared to a threshold reference 
voltage. The non-inverted output is available at the collector of the transistor connected to the 
5 
• 
reference voltage. while the inverted sense is available at the collector of the transist<lr C<llllll'Ctc<l 
to the input. Using single input <>r single sided I:CL. decreased the need t<> rc>ute h<>th the invl'rtcd 
and non-inverted sense <>f every signal arc>und the chip. An emitter fclll<>wer is <>ftcn addl·d t<> 
increase fan-c1ut capahility <>f the gate. The differential arnplificr <>f the ECL gate never saturates, 
thus charge storage delays <:<H11n1on lo saturating lc>gic farnilics such as TTL (Transistor-1 .. ransistc>r 
Logic) arc avc>i(fc<t. The relatively srnall lc>gic swing elf ECL (typically less than Iv) alscl 
cclntrihutes tel the fast sv.·itching SJX'cds. 
ATE gates utilize single sided ECL \vith four level of logic stacking. Four level stacking Jll'rrnits 
the in1plen1entatic>n of highly integrated cornhinatic>nal Jc,gic functions, thus reducing the nun1her 
of array sites consurncd hy nl<>st functions. LJnique features of SFOXIIJ tcchnolc>gy provide highly 
efficient, low capacitance current sources. Ernitter follc1\\1er c>utputs arc used fc>r all function 
blocks, with rnulti11lc cn1 itters to rncet high fan-out rcquircrnents and facilitate tied-OR nets. The 
EFL (Emitter Function lJc>gic). in1plcn1cntatic>n of the latch permits significantly higher t()ggle 
rates than a standard ECL latch in any given technology (9). 
1.3 SF()XIL Processir1g Techr10logy 
SFOXIL technology was developed by the AT&T Microclectronics Digital Bipolar Integrated 
Circuit Developrnent Grc)up in 1987. SFOXIL evolved frorn OXIL (Oxide Isc)latcd Logic) 
technology which is the key phenon1ena C)f the AT & T LS and TE Series Gate-Arrays that have 
been manufactured for several years. As the name implies, SFOXIL features Si02 sidewall 
isolation for all active components. Oxide isolation significantly reduces parasitic capacitance and 
permits closer lateral spacing of components. SFOXIL technology derives its basic structure frorn 
OXIL technology, but features reduced lateral feature sizes and shallower junctic)ns for higher 
pcrf ormance. 
Active current sources arc formed bussing a npn transistor whose emitter is buried, opposite the 
normal npn transistor configuration. SFOXIL technology offers diffused layers to form very 
efficient inverted npn transistors, which have the advantage of low collector resistance. The 




connected to the negative power supply. The npn transistor is an up transist(>r, thus ca11aritivc 
loading on the node to which the current S<>urce is connected is very lc>w. 
SFOXIL tcchncllogy utilizes three levels of Aluminum fc1r interconnectic>n. In the A ,~E Series 
Gate-Arrays, the first t we> levels arc u scd pr i rnar ily for sign a I routing, \\'hi le the third is rescr vcd 
for large p<lWCr busscs. Cc>ntacts t<) the Siliccln arc fclrmed frc>rn PtSi (f>Jatinun1 Silicide). PtSi 
forms excellent low leakage Schottky di0<lcs, which arc used to clarnp transistors fc)r higher 
switching speeds in the TTL I/ 0 huff ers. 
The pO\\'er-dclay prc)duct fclr ECL circuits in SFOXIL technology is I pJ. Gate delays as lov,· as 




2. DEVICE <>PERATl<>NAI~ ANI> FUNL'Tl()NAL DESCRIPTIC)N 
I 
., 
The prc>lolypc dcscrihc(f here is an 8-hil hy 32 wclrd First-In First-Out n1cn1ory, \\'ith c,1n1plt'lcly 
independent READ and \VRITE c,1nt'r<>ls. fl also features parallel and serial data input and 
output funcli<>ns which arc Cl>rltrc1llc(t hy the Sf>\VR1·r1-: (SERIAL/PARALLEL WRI'rE) and 
SPRl-:AD (SERIAL/PARAl..l..EL \VRITE) pins respectively. 
Full reset control is alsc> availahlc through pin ~1R (~1astcr Reset), this input clears the control 
registers and the mcn1c1ry i r desired. There a re a IS<1 l ~·c> flag pins: IR (Input R cad y) and ( >I~ 
(Output Ready), ~1hich signal the input and output status c>f the device resprcti\'cly. 
This lc1gic design or this device allows to chcxlsc the mc){Je of <lpcratic>n hascd on clne select pin fllr 
READ and \\'RITE and it alsc> pcrrnits to have one negative C(lgc clcx:k toggling independently of 
\vhethcr the device is in the SERIAL or in the PARALLEL mc>dc. Cl...()CK\\'l~I·r1,: and 
CL()CKR~:AD arc the respective clc)Cks usC(J per operation. 
2.1 FIF() Descriptior1 
Data on the data inputs (Di) is written into the memory by selecting SJ>\VRI~r~:; then it ripples 
through the mernc)ry until it reaches the c)utpul or another data word. Data is read frorn the 
memory by setting pin SPR~:AI) = () and clcx:king data out through CL()CKR~:AI). This signal 
loads the output bits on pins Qi and the next word in the buffer moves down to the output. The 
Output Ready signal (OR) indicates that data is available to be read at the <)utput and also 
provides a memory ernpty signal. The Input Ready signal (IR) indicates that the device is ready 
to receive another string of new data at the inputs and also provides a memc)ry full signa1. 
This device can also perform data transfer in a bit-serial sequence. The input buffer is in reality 
an 8-bit shift register which can be loaded in parallel, as stated before, or serially by setting the 
control pin SPWRITE = I and entering the 8-bit word through DO until the word is complete; at 




Once the 8 bits have been shifted in the buffer serially. the 8-bit W<lfd autcunatically n1ovcs 
through the n1cn1c1ry in parallel. l'hc output includes a parallel-to-serial cclnvcrtcr, so that data can 
be shifted out of the Q7 output hy the (:l.-CKR'4:AD clc,ck. After 8 bits have been shifted c>ut, a 
new word appears at the outputs. 
2.2 Device ()peration 
This prototype consists of 32 data registers and one 32 hit control register, as shov;n in the logic 
block diagram (Fig. 2). A "I" in a hit of the cc>ntrol register, indicates that a v.·c>rd is stored in the 
corresponding data register. A 110" in a hit of the cc>ntrc>I register indicates that the corrcsp(lnding 
data register docs not contain valid data. The control register directs the rnovcrncnt of data 
through the data registers. \\'hcnevcr the nth hit c)f the control register cclntains a II I" and the 
( n + I ) t h bi t cont a in s a 110 ", t h c n a st r ohe is genera t e d ca u sing t h e ( n + I ) th d a t a r cg i st c r to r ca d 
the contents of the nth data register, sirnultanec)usly setting the (n+ I )th hit and clearing the nth 
control bit so that the control flag rnoves with the data. In this fashion, data in the data register 
moves down the stack of data registers towards the output as long as there arc "crnpty" lcx..·ations 
ahead of it. The fall thr()ugh operation stops when the data reaches a register n with a "I" in the 
(n+ I )th control register bit, or the end of the register. 
2.3 Parallel Input/ ()utput Function'i 
Data is initially loaded in parallel frorn the data inputs by applying a SP\VRJ'"J .. ~: = () value and 
CLOCKWRITE will start to input data. When the selection to load data in parallel has been 
made, a "I" is placed in the first control register bit simultaneously. The first control bit is 
returned buffered to the input ready (IR) output and this pin goes inactive indicating that data has 
been entered into the first data register and the input is now "busy" unable to accept rn()re data. 
When CLOCKWRI'f'E starts its second period, the falling through process begins (assu1ning that 
at least the second location is empty). The data in the first register is copied into the second and 
the first control bit register is cleared. This causes IR to go active, indicating that the inputs are 
available for another data word. 
9 
The data falling through the register stacks.up at the output end. At the (lulpul the last C(>11trc1I 
register hit is hufTcrcd an<f brought out as Output Ready (()R). A ltlGII in <>R indiratcs there is 
a "I" in the last cc)ntrol register hit and therefCYe there is valid data <>n the d~1ta outputs. A 
parallel dump command is used to shift the data word out of the FIFO. A Sl,Rf<:,\I) = () value 
clears the last register bit causing <>R to go LOW indicating that the data on the <>utputs rnay no 
·, 
longer he valid. When SPR~:,\I) goes into its second period, the 'l)" which is now present at the 
last control register hit allcl\\'S the data in the next to the last register to m<>\'C into the last register 
position and on to the outputs. The "()" in the control register then "huhhlcs" hack tov.ard the 
input as the data shifts toward the output. 
I f t he rn c rn or y is e rn pt i c d h y r ca d i n g o u t a II the d a ta ; th c n , w h c n the I as t "' or d is b c in g r ca d o u t 
and SPRf<:,\I) goes JI IG 11, ()I~ \viii go LOW as before, hut v.·hcn SPRf.:,\I) next goes l.()\V, there 
is no data to rnovc into the last location, so ()R ren1ains LOW until n1ore data arri\'l'S al the 
output. Sirnilarly, v.1hen the rncrnory is full data written into the first location \viii not shift into 
the second when SP\VRI"rf<: gc)cs LOW, and IR will remain inactive instead of returning to an 
. 
act 1ve state. 
2.4 Serial Input/ ()utput Functions 
This buffer memory has also the ability to READ or WRITE serial bit streams rather than 8-bit 
words. The device then works like a 256 by I bit FIFO. A serial data stream can be loaded into 
the device by giving the S P\VRI1"'11: pin a value of I and applying data to the DO clocking it with 
C~OCKWRIT~:. The SPRl1:AD signal operates just like the SPWRIT~: input, causing IR to go 
HIGH and LOW as the bits are entered with CLOCKWRITE and CL(>CKRl1:AD· respectively. 
The data is simply shifted across the 8-bit input register until 8 bits have been entered; the 8 bits 
then fall through the register as though they had been loaded in parallel. Following the 8th 
CLOCKWRITE pulse, IR ... will remain inactive if the FIFO is full. 
A corresponding operation occurs '"on the output with SPREAD = I and. clock pulses on 
CLOCKREAD causing successive bits of data to appear on the Q7 output. OR moves HIGH and 
LOW with CLOCKREAD exactly as it does when dumping out in parallel. When 8 bits have been 
10 
/ 
shifted oul, the remainder <lf the \\'<lrd is dumped as a new 8-hit wad appears c1n the clutpuls. <>R 
will stay LOW if the Fl FO is crnply. 
If while lc1ading the input serially a SPR'4AI) = 0 value is applied, the dala on <lulpuls l)Cl-f)7 \Viii 
displace the partially l<1adcd serial dala and fall through the device. 
' 
11 
3. ARCIIITEl.TURE AND (.,()(;re DESIC;N 
In data con1n1unications, hlcx:ks of da1a n1ust he transferred frc1n1 cx1c lh)(lc to an<>lhcr al high 
speeds and asynchrc>nously if J1<>~ihlc. l)csign constrains occur v.1hcn largl' arnounts of data 111ust 
he moved because it requires the use c>f large comp<Jncnts that will havl· to he interfaced and 
usually will not achieved the speed and p<>v.'cr pcrfc>rmancc intended. 
These hasic in1pcdirnents rnotivate designers tc> come up v.·ith alternative \\'ays of ir11plc111enting 
buffering architectures in order to extend the pcrforn1ancc of the systcn1s in question, v.·hl·thcr they 
arc cornrnunication or cc>n1putcr systcrns. Pipelining is one of these innovations: In pipelining 
architectures, data is huffcrcd 'hl'tv.·ccn a systcrn's prcx·cssing elcrncnts. 1\nothcr tcchniqul· 1s l)irccL 
~1ernory Access (1)1\1,\): it sets aside hlcx:ks of n1ain rncrnory as tcrnporary data huffcrs. \\'hen a 
request for data transfer is received, the 1)1\1,\ controller interrupts the prc)ccss<>r and takes control 
of the rncrnory hus. The controller then n1ovcs the data intc> rncn1ory that has been allocated for 
temporary bufTcring [4]. 
The main advantage of this approach is that DMA conlrollcr chips arc relatively inexpensive. 
Since Lhcy require little extra logic, the conLrolJcrs arc simple Lo irnplcrncnt. l'his design 
technique, ho\vcver; has several drawbacks. One of Lhem is the interruption of the n1icroproccssor 
every time that a data block transfer is made; and when many data block transfers ()Ccur, systcrn 
performance is severely degraded. Large blocks of data degrade the perforrnance even rnore. 
Dual-port RAM appn>aches 
In this approach, a dual-port RAM is placed along the data transfer path and acts as temporary 
storage for incoming and outgoing data. The main improvement over the DMA approach is that 
because of having two independent ports, data transfer can be completely asynchronous and 
simultaneous. Since one port can be isolated from the data bus, processors do not have to hand 
over control of the memory bus during data transfer. ) 
j . ' 
This design technique has also sorne disadvantages; to work as a data buffer, it requires a lot of 
external logic. Counters, comparators and control logic must be added to the dual-port RAM in 
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ader to make read and write opcralic)ns sequentially; and prevent buffer overflows and undcrflc>ws 
from cx.:curring. All <>f these added external lc)gic certainly increases the h<>ard real slate and lirnits 
the data rale of the buffer. The other main disadvantage of this apprc1ach is its cc>st. Dual-JX>rl 
RAMs arc 10 times the price of cc>mparablc conventional static RAMs. 
The dual-porl RAM apprcxich is very sirnilar to the FIFO implementation fc>r data transferring. 
FIFOs arc alsc> used as tcnlJ)(>rary storage v.1i1hin the dala path, the advantage is, hov.1e,·cr; that no 
external logic is ncc(lcd since control and arbitratic>n is pcrforn1c(I with <>n-chip logic. Addressing 
is clin1inatc<l bc{:ausc data is sequential. The streamlined hufTering afforded hy FIFOs rnaxirnizes 
-l 
the data rate, v.·hich n1akcs this approach a natural for high-performance systcrns. 
FIFOs, like dual-port RA~1s, have l\\'O independent asynchronous ports; however, one is dedicated 
to input and then other Lo output. These devices store data sequentially and asynchronously, 
allowing the systen1 to \\1ri1c and read inforn1ation regardless of FIFO status. 
FIFOs arc geared for data buffering of shallow-to-medium medium depth. Large data blcx:ks arc 
buffered only by using an array of FIFOs, which requires large amounts of board space, n1aking 
FIFO buffers too expensive and inefficient for applications with large data arnc)unls. 
~,If,O RAM controllers 
\ 
When deep buffering is required, very large FIFO RAM buffers reduce the cost and space 
problems of convenLionaI FIFO techniques. A FIFO RAM controller can accomrnc>dale large 
amounts of data in high performance systems. These devices provide addressing, control and 
arbitration logic that enables an array of RAMs to function as a FIFO buffer. 
One advantage of this kind of device is the large amount of data it can handle. Using inexpensive 
single-port static RAMs (or dynamic RAMs with additional external logic), designers can 
implement a fast fully asynchronous buffer that can temporarily store from 512 to 65,536 words at 
an approximate rate of 12 MHz [4]. 
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DU Al .. -pointtr 1-'"lft'"() archiltrlu~ 
FIFO RAM controllers in1ple1nen1 a RAM-hascd FIFO archilcclure, which uses l\l.·o J)(>intcrs. 
The write pointer contains the address elf the nexl availahle location in the RA~1 array to he 
written and the read p<>intcr has the address c1f the next location to he rc~1d. When either r><>intcr 
is used tc> access the n1crnc>ry array, it is incrcrncnted autornatically to p<>int to the next availahlc 
location. \Vhcn the pointer reaches the last lcx:ation, it is reset to z(·ro and the prcx·cdurc 
continues. 
A third cc,untcr prc,vidcs status inforrnatic>n, generates flag lr,gic and prevents o,·crJlo\v and 
underflov.'. The size select inputs prograrn this counter to give the pro~r ~lat us inforrnation to the 
bufTer. 
Conventional FIFO buffers arc hascd on shift registers. Data is shifted fron1 register to register to 
the top of the stack, and then tc> the output port. The time it takes for a word to rnovc frorn the 
input to the output pc>rt is called "fall-through", and it is dependent of the depth c,f the Fl FO. 
On the other hand, FIFO RAM cc,ntrollers implement a RAM-based buffer. In this schcn1e, 
pointers arc incremented every tirne a read or write operation occurs. Since data docs not 
physically moves, fall-through tirne is eliminated. In addition, external control <>f the RA~1 array 
bufTcr is possible by disabling bcJth the Write Enable (WEN) and Read Enable (REN) to unposc 
three states cJn the address lines fro1n the FIFO RAM controller to the RAMs. 
3.1 Prototype Architecture 
The design philosophy c)f th is prototype follows a conventional shift register FIFO a pprc)ach. S incc 
the objective of this work is to explore the possibilities of using high speed Bipolar cells for this 
type of data buffering, fall-through delays are not a limitation. It is also intented to further 
prove-in the CAD tools developed for Bipolar circuits and verify their accuracy. 
Therefore; the 8-bit by 32-word FIFO is divided into three main control blocks, two input/ output 




archilcclurc. The inpul and oulpul conlrc)I blocks arc synonymous of each c>thcr in the sense that 
they both have the same control logic, i.e. the input control selects parallel or serial operation in 
the \\'Rl'r•: rncxJe while the <>utput contrc>I acts likewise for the R•:AD rncl<h.'. 
The 32-bit register interfaces between the input and output controls and decides which wc>rd will 
be used. The 8-bit input and output shift registers act as data buffers; finally the memory array 
stores the infc>rn1ation tcrnpc>rarily. 
3. I . I In/Jut Cant r ol Logic 
Fig. 3 illustrates the hlcx·k diagran1 of this chip section. This control allO\'-'S data to he "'ri1tcn in 
scria I or para I lcl modes. It functions as a SERIAL-PARALLEL convertrn; SP\VIUTE rn igh l he 
given a value of I or O for the inputs le) he entered in serial or parallel rc."pcctivcly. Furthcr,norc; 
lh is control f ca lures a single clock ( CLOCKWRITE) which generates i11 tern ally a synchronizing 
clock that shifts the first 8 bits and ripples through the first word or sirnply allows the first '"'ord 
entered in parallel, to fall to the second word. 
This section of logic also includes a M ODU L0-8 counter. This counter provides scria I 111pu I 
control; it is activated through CL()CK\VRirr~: if the selection has been Sf>\VRI~rl~ = 1. AfLcr 
finishing counting Lhe 8 bits of the first word it will disable the internal ck)ck and Jct the 32-bit 
register know that there is a word ready to be moved clown. IL also flashes IR which is a flag pin 
of the device input status. 
The Input Control logic interfaces with the Word Control Network; it communicates when the 
first word is ready to be shifted down and also verifies if there is space available; it also clears IR 
right after the first word has been moved down. 
3.1.2 Word Control Network 
The main objective of this network is to control the fall-through activity of the 32 words in the 
system. Initially, it interacts with the Input Control Logic; as stated before, it makes the decision 
of whether or not the first word will move down. Sequentially, it keeps on looking back and forth 
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oo all consecutive words; all of which arc moved down in parallel. 
This block (illustrated b<>th in Fig. 3 and 4). consists basically of a s14:·r. Rf.:si.:·r flip flc>p; c>nly 
the first and Jasl word arc sc>mcwhal unique since they perform the c,1ra task of accepting c1r 
sending out data in series c>r in parallel. Apart from that, the flip flops cc>r11 rol wc>rds 2 thrc>ugh 3() 
arc the same; each of lhcrn relics on the right information coming fron1 Lhc flip flc>p heh ind and 
ahead. 
This is also an asynchronous network; the fall-through process is initialized right after the first 
word has hccn read. The following word contrc)I pulses occur immediately after each other until 
the end of the array is reached or when another wc>rd is encountered. There is no activating or 
synchrc)nizing clock inside the 32-bit Word Control register. The states of the word control flip 
flops depend only on the availability of next wcxd occupancy, making this prc)cess an exclusive 
function of the depth <)f the array. 
When the network reaches the end, i.e. the 30th word control is enabled, the Output Ccn1trol logic 
will be called upon to participate in the decision of whether to send the last word in series or in 
paralleJ. 
The Word Control Net work can also be reset through pin MR (Master Reset) any tin1e that it is 
required just as the Input and Output Controls. 
3.1.3 Output Control logic 
· The function of this architecture is similar to the Input Control, because it also perforrns serial to 
parallel conversions and logic selections. Pin SPREAD can be sitting at I or O for serial or 
parallel dumping respectively; whichever is the case; CLOCKREAD will generate the apprc)priatc 
clocking function. If the serial mode is selected, the last word will be sent out by bits and then the 
control logic will look for another available word. Similarly; if SPREAD = 0, the last word <Will 
(" 
be sent in parallel, the last control bit will be cleared and it will look for a next available word. It 




As in the case of the Input Control Logic, this architecture interfaces '-''ilh lhc W<lrd C<>ntrc>I 
NctwCYk in making the dccisi<)ns of word availability and St-:RIAl .. -1, ,\l~,\1 .. 1 .. 14:1 .. <lulput dun1p . 
This hl<>ek is represented in Fig. 4. 
3. I .4 ,~-/Jit Input Dara R cgister 
This register performs two different tasks: the first one is acting as an input hufTcr schcrne, l(xtding 
data in serial or in parallel depending upon the decisic>n taken by the Input Control Lclgic; the 
other function is to send the first word down the stream via the internal clcx:k. 
This scctH)n of the circuit is independent of the Mcrnory Array and/clr the 8-hit Output Data 
Register. In this register inputs arc entered through DO-D7 if in parallel or through SI if in serial 
mode; and after the first \\'C>rd is cornplete, it will report back to the cc)ntrol and \\'ail for another 
set of data to cornc. 
3.15 AJemory Array 
This storage box simply passes data through while the system is active; otherwise, it waits until 
data is written or read out. It can be reseted using the same MR pin which clears the n1c1nory 
completely; if a reset function happens, the entire FIFO will be cleared, preventing the users of 
later on receiving old u nu scd data. 
3.1.6 8-bit Output Data Register 
The design of th is register is similar to the input one, the only difference is how the logic is 
implemented; th is will be explained in detail in the following sections. The logic functions of the 
blocks however; arc identical except the distinction that the Output Register will output the 8-bit 
word through pin 00-07 if data is read in parallel, or through SO if data is read scrial1y. 
This register also receives its commands from the Word Control Register in order to assure that 
I 






3.2 Logic lmplenrntation 
This FIFO has been dcvclc>pcd using AT & T·s ATE standard cells. The lc,gic in1plcn1entatic>r1 c>f 
each of the blcx:ks was dcu1e using a NAN D pc>sitivc lc)gic. In this case, NAN I) gates arc jusl as 
efficient as OR/NOR gates because <>f the sirnilarity in creating logic functiclns using E("L logic. 
Prcvic>us FIFOs were created in a very similar n1anner, however; this protc)typc features a serial <>r 
parallel \\'rite c)r read inder>endcncy. While other FIFOs used separate contrc>ls for serial and 
parallel functic>ns [ I()), this protc>typc uses only one sclcctc>r pin and a synchrc>nizcr chx:k, v.·hich 
provides more accurate control over the mc>vernent, writing and dumping of data. 
3.2.l lnr,ut Control LoJ;ic 
The schcrnatic shown in Fig. 5, represents the logic irnplernentatic>n of this blclck. l'he external 
j" -
inputs arc 1\11~, Sf>\\'l~rrt·~ and Cl .. ()CK\Vl~I·ri.~. The input clock Cl .. ()CK\\'l~I·rt·~, internally 
generates CIJ()CK\V; this internal clock depends on the selection made hy Sl>\Vl~I·r1~ v.1hich \viii 
select the operation rnode; if the serial mcxJe is chosen, the modulo-8 counter ( Fig. 6) \viii enable 
gates XI through X3 and s~:NAIIIJ~: will be set to I until the 8 bits have been entered. The 
contrc>l bit c>f the first word contrc>l, is fed back into gate X4 until it changes and S~~NAliIJ~= is 
pulled to(). While the serial rnode is selected, SLC()UN,.r is transferred lo CI.J()CK\V \.vhich is the 
clock that will shift the 8 bits into the input shift register and later on n1ove the word dc>wn. 
Similarly, if the parallel n1ode is chosen by SPWRI,.f~~' none of the lower lc>gic will work, which 
sets SLC()UN,.f to 1, allowing PLCOUN,.f to be transferred to CLOCKW. The top lc>gic is alsc> a 
function of the first word control status which will allow CLOCKW to transfer data to the secc>nd I 
word only if there is an available space i.e. if word 2 is not occupied. 
Figure 11, illustrates the Modulo-8 counter used in the serial mode. It is a toggle counter adding 
up the pulses of the main clock translated into SLCOUNT in this particular case, until it reaches a 
binary count of 8. The outputs QOO-Q02 arc internal inputs to the schematic in Fig. 9, fed back 
' 
to enable or disable its controlling clock. The counter is cleared when MR and SPWRI1.,E arc 





3.2.2 Word Control Network 
This schemalic (Fig. 7) represents lhc cclntrol of the first and sccc>nd v.·(>rds. S'4:NAIII .... : is 
generated in lhc Input Cclnlrcll Lc>gic circuil and conlrols serial functionality. If l)A1 is I then the 
first word can fall through c>nly lwice, because the third word is occupic<I; if £),\3 is(), the systcrn 
will keep on sending words down the strcan1. 
The first word control is irnplcmcntcd with NAN D Set-Reset flip flops. It als<> decides v.·hcn to 
send a pulse to AA 1 if the word is ready to he passed down the array. The inverse state of ,\A I 
{DA I) is fed hack to the flip tl(lp v.'hich rnight cause race conditiclns at S<>n1c point if the 
appropriate delays arc not taken into accc>unt. 
The v.1ord control hits of all other words, until wclfd 31, arc rncxc ha sic Set-I{ csct flip flops, such as 
the one used to cnahlc AA 1, the fclllowing schcrnatics (Figs. 8-14) illustrate Lhcrn consecutively. 
During all the fall-through process, DAn+ 1 is fed back into nth flip flop, sirnilarly, Qnth is an 
input to the (n + /)th flip flop. 
3.2 .3 Output Control logic 
The circuit schcrnatic in Fig. I 5 shows the Output Control Selector, as in r:ig. 3, it check for data 
to be read in serial or parallel mode. It is also a function of the last word status (Q31); and it 
functions with inputs from its own serial counter. 
The fallowing schemalic (Fig. 16), controls word 31. If the serial mode is selected the AA 31 bit is 
enabled only after the 8 bits have been readout; if in parallel mode, AA3 l will be enabled after 
every negative edge of CLOCKR•:AD. 
The Modulo-8 counter (Fig. 17) is activated if SOCOUNT is selected. Its function is the same as 







3.2.4 H- bit Input Shift Register 
This register is part of the schematic in Fig. 18, which also includes the ~·c<Htd 8-hit wcx-d of the 
array. The shift register consists of a bit selector for the serial or parallel 111cxle; the internal 
clock Cl .. (>CK\V will shift bits sequentially if it is the case and then after the 8 hits arc lcl~Hlcd, 
AA I \\1ill generate a strobe, sending the word down. 
CLC>CK\V will not toggle after the 8 bits arc loodcd and AA 1 finishes its pulse, h<l\\'C\'l'r if the 
mode is parallel; this internal clcx;~ will be activated in the sarne fashion and ,\,\ I \\·ill send a 
pulse right after Cl .. (>CK\V. 
3.2_'; Af c,rzory Array 
This lc)gic is irnplc1ncntcd ,vith an array of 8-bit by 30-word flip flops, it can also he cleared 
asynchronously and it is clocked through each \\'Ord control bit AA 1 through AA31 ( l;igs. 19-25). 
3.2 .6 8- bit O Ulf>U t S luft R cgis t er 
If data output should be read in parallel, CLOCKR will enable the last row of flip flops and the 
word will be loaded into 00-07 (Fig. 26). If data has to be dumped in series, the 8 hits will be 
loaded into SO starting from W31Q7 to W31QO. That is the purpose of the multiplexer which 
selects the bit to be loaded out with the outputs of the serial counter as selectors. When in 





4. SIMULATIC)N RESULTS 
After the circuit schematic has been captured using SCllt-:~tA ( 11 J, thi, tcx1J c~in generate the 
connectivity dcscriptic1n <>f the schcr11atic. This connectivity description is knov.·n as I .. Sl.. ( l.ogic 
Simulator Language) [ 11 ), which is a standard cc>rnpany language for c.,prcssing the electrical 
connectivity an1c)ng lc>gic gates. When a circuit is dcscrihcd in l ... SI .. , that circuit description is 
equivalent to the circuit schcrnatic and can he- used for n1cxJcling or sin1ulation. 
Once the l ... SL is ready, the circuit can he sirnulated using l\.1()~fIS3 [ 12J v.·hich 1s a systL'fll of 
prograrns that sin1ulate and analyze I .. SI and \'I ... SI circuits for overall (lcsi>-:11 rcrific:atinn. 
Because a circuit typically contains nu111crous logic elcrncnts, it hcconll'S inefficient and cost 
prohihitcd to verify the circuit hy using a 1,lzysical n1cldcl; it could take a considcrahk· ~lllHHJlll of 
tirnc to rnakc the necessary changes to correct a single circuit error. Dl'sign vcrificat ion of a 
circuit is therefore pcrforrncd in the 1nost efficient and cost effective n1anner by sirnulating the 
circuit \Vith a co,rzputcrizcd model of the circuit in J\1()1 .. IS3, rather than hy building and testing a 
ph ysica I ,n odcl. 
Before the circuit is sin1ulatcd, the LSL description must go through sorne front-end progran1s in 
order to make it cornpatible with the simulator language used. The first of these prograrns is a 
co,npilcr, which reads the circuit description, compiles into binary form and stores the results into 
a com1non data base file. The next step is to expand the circuit. Circuit expansion involves 
linking all the subcircuit descriptions used in the main circuit, and generating a representation 
required for analysis or simulation. The expander allows the designer to choose the apprc)11riatc 
description for each portion of the circuit, and expansion terminates when all subcircuits ref erred 
to have been expanded. 
All of these pre-simulation software routines extract values and descriptions of the cells from the 
<' 
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ATE libraries; all logic descriptions are written in C language and timing values are given in 






Vect,,r Set c;enerati,,n 
Test vector generation has always been a bottleneck in the dcsign-vcrific11tion process. Designers 
have typically specified stirnuli either as clock signals or as vc.ctor files. l'hesc vectclrs used fl>r 
chip vcrificatic>n usually consist of large matrices of I's and O's. These patterns arc generated 
using progran1s written either on C or 14"()RTRAN or by using other high-level test vcctl>r 
language. Regardless of the approach taken, any vector generating language inherently presents 
sorne dra \vbacks. 
The vcct(>r generating language used in this study is 1\1ISL3, which was created for J\l()'l'JSJ(8J 
simulation use. The J\1ISL3 sc>urce file is cornposed of stimulus descriptic>n statcrncnts and 
simulation contrc)I staternents; and the vector file generated is also an array of 1 'sand ()'s. 
Vector sets created for this part have the intent <>f verifying the circuit logic and 111n1ng 
performance, they arc also created to check if all the serial and parallel modes function correctly. 
This is accornplishcd by adding "comparing" vectors; output vectors that will be used to cc)lnpare 
the results against. This approach should be used in Unit Delay sirnulations only, since l\'lultiple 
Delay simulations will not necessarily match due to the delay in the signals. 
At the beginning of the vector set, signals arc cleared via MR, guaranteeing the proper O state of 
the word control signals and data corning in and out. 
4.1 Unit Delay Simulation 
The unit delay simulation mode provides outputs under idealized conditions. Output logic-level 
transitions occur either instantaneously with the inputs (zero delay) or, in most cases, one unit of 
time after the inputs are activated (unit delay). This mode of simulation provides a simple check 
on the logical behavior of the circuit and does not account for any timing analysis [ 12]. 
The results of the FIFO unit delay simulation, checked out the logic used but objected to the 
asynchronous logic configuration in the 32-bit Word Control Logic. The objection is valid since 
asynchronous design is very difficult to control. It is always required to design for systems which 
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arc fully synchron<1us; bcl'ausc chx:ks C<>nlrt>I all data transfers in this l)'Jl\.' <lf syslcrns, il ht'Ctlfncs 
easier l<> l race hack pr<>hlt·n1 s than in a sync hr<>n<>us designs. 
In this case. the hasic prohlrrn resides in lhc scl-rcsct flip-flop, since it is activated hy hoth the 
previous and the fc>IJowing v.'ords. there exist instances where the changes in these C<>ntrollcrs cx.:cur 
at t he sa n 1 c t i Ille, i n w h i c h ca sc t h c fl i p- fl c lp c n t er s a m ct a J ta h I e st a t c [ I 3 ) . 
This type of phcnornena has hc('n prcvic,usly ohscrvc<l and studied [ 13). l'hl' source of dilliculty in 
this type of asynchronous design is the fact that physical devices suL·ll as flip-flops. although 
pi c l u r c d a s h a \' i n g on I y l v. · o t \\' o s l a h IL' s la l cs ( 0 a n d 1 ) , n c v c r l he 1 e s s ca n r l' r 11 a i n i n a n i r ll c r r 11 c d i a l c 
stale of unstable cquilihriurn for an undctcrrnincd JlCricxt, before settling to one of the stable states 
( 14, 151. Such intcr111cdiatc states, tcrr11cd ,nctastahlc, can he arbitrarily rnade sr11all through the 
introduction of a delay circuit ( 161. In this particular case, the n1ultiple delay sir11ulation \viii add 
that factor hy injecting the actual delay values of each gate. In unit delay, the sirnulator only gives 
an exact same delay value to all the gates, not accounting for real ti,nc liclay, therefore; it sccn1s 
as if the changes in any nth and (n + I )th wc>rd arc occurring sirnultancously and a glitch is 
generated. Since these glitches arc understocxl; the final logic check will be done using r11ultiplc 
de I a y s i rn u I a t ion s. 
4.2 Multiple Delay Si,nulation 
The multiple delay sirnulation rnode provides outputs under more realistic conditions than under 
the unit delay mode. Output Jogic-level transitions occur with appropriate delay tirncs resulting 
from internal circuit delays. This simulatic)n is more accurate than unit delay mcxJc because it 
considers the effects of delay time, which is automatically calculated from the circuit infc)r1nation 
provided [ 12]. 
The device was simulated in this mode in two different cases: at ypical conditions (r<><>m 
temperature and normal transistor and resistor values) and a~ors~ ca e slow (high temperature, 
worst transistor and resistor conditions). 
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4.2.J 1·ypica/ ConditionJ 
Figs. 27-37 illustrate the results of this sirnulations, the clcx:k read and "'rite 1,cricxl is I()() ~flfz 
and the clelay frclrn the negative edge t<> the first cx:currcncc of the wr,rd contrc>I pulse is 1600 11s. 
Although the results arc tagged as nanc>~c:c,nds, the actual vJlucs for Bip<>lar devices arc in 
picosccc1nds. 
Figs. 27-32 show the outputs <>f the MODUL0-8 counter and the internal wc>rd triggers. Vcctc>rs 
I through 54 represent the activity of the circuit when the serial rncxJe is selected. This is depicted 
hy gi\'ing SP\\'RITE a logic value of I. \\'hen this n1cxtc is chc>scn, the counter enables the \\·ords 
I through JI (AA I-AA31) as Jong as the follov.1ing word is ernpty. For this vector set, each <>f 
these \vords is enable \\'hen the count reaches a binary value of 8. These sirnulation results present 
th c fa 11 t h rough fro r n on c v.1 or d t o l h c n ex L en a b I e w <>rd. 
These same figures, show the internally generated clcx:ks CLOCKW and CLOCK\Vll'f:, the 
delay between thern could be irnprovcd by reducing the combinational logic or by irnplcrncnting it 
using OR/NOR ga Les. 
From vector 65 l<) the end of the deck, the circuit works in parallel, SPWR ITE= 0, and the input 
data words falJ thrc>ugh C)ne after the other since all the memory is available. The delay is only 
dependent of the logic of the wc)rd control flip-flops. 
Figs. 33-37 show the output signals of the internal words. When the serial mode is selected, the 
output at word WOQO will be the same as SI eight clock cycles before, the the sarnc word 
continues to ripple through the memory until it reaches the end of the array or an <~cupied word. 
y 
When the parallel mc)de is selected, the value of SI is of no importance because the data to be 
propagated comes from all the parallel inputs (DO-D7). 
The delay from the nth word to the next (n + 1 )th word is 1600 ps. These pages also show the 




The utilizatic>n c>f FIFO circuits is vast: they arc often fc>und in con1n1unira1ic>n syslcrns hut in 
general, they can be includc<I in any type of prcx;essing systcrn [ 17) where d~11a huITcring is needed. 
These devices also vJry in size, pcrforn1ancc, prcx:essing and design i1npk·1ncntati<>n. ,\lthough 
these characteristics depend upon the hasic end use of the device, the maj<)f ity of Fl FC>s arc being 
implcn1cntcd in Cl\1()S tcchn<llogics and apply ln>:ic pointers as design n1ct hod<>l<lgy. So,n~· J:1 r:-o 
v 
devices arc also dcsignc(I in (,ate-Array layout forn1at [ 181 \vhich cases design and rnanufacturc 
turnaround tirnc. 
FIFO gate arrays, arc also characterized hy their large data buffering cap~1city and logic control 
architecture. Their configuration include Parallel Input Pc)rts, Input/Output J)r()(CSS(>r C'ontrollcrs 
(19) and they provide logic control over static RA~1s or other type of n1c1nory storage hank. 
The device developed in this study, utilizes a shift register design approach and cc>1nhincs 
synchronc)us logic contrc)I with asynchronous data movement. This lc)gic in1plcrncntation irnprovcs 
rnodc selection and avoids asynchronous data and mcxJe interactions, it alsc) includes a synchronous 
like data input stage where the rncxlc of opcratic)n is independent of the rca(i and }vritc clc)cks. 
The logic design and irnplernentatic)n of the prototype was verified and the predicted high speed 
performance was achieved; sornc logic condition problems were found and analyzed. In this 
chapter, further power and speed performance results arc presented. 
5.1 Po,ver Calculations 
The prototype designed in this study uses 240 flip flops as memory devices, these 1nc1nc,ry devices 
were used as such since there are no available memory cells in this technology. The intent of the 
)ATE families is strictly for use in Gate- Arrays of Standard Cell design, and therefore mc1nory 
cells were not designed. 
The rest of the logic control uses a total of 40 high power cell; since layout is not considered in 
this study, the total power calculation is taken to be only the total amount of energy consumed by 
25 
• 
the used cells. 
At 4.5 v and 5.5 v the total pc>,i.,cr is 1.75 and 2.1 watts respectively. The systcrn will not he using 
this power at all tin1es unless data is n<>t hcing read which n1akes all flip-fl()JlS active rclw after row 
and later all the data has to he kept until the rc~d process starts. 
These calculations arc very general estirnatcs since the <lther internal current generat<lrs, such as 
regulators and current S<lurccs, have ncll hecn considered. These nurnhcr of these cells depend on 
l he I a y C,u l L op< l Io g y a n d t h c r <) u l i n g of t h c c i r cu i t. 
5.2 Speed 1>erforn1ance 
Data clock speeds or I 00 M II z were ohtained; even though a frequency of up to 200 M II z can he 
used, the race conditions encountered do not guarantee complete control over data flow. 
Simulations at 200 ~1~1z \\'Cre run, and showed glitches in the rnultiple delay rn<x1c, at the SL'rial 
to parallel cclntrol circuits. 
If power is not a dctrin1ental lirnitation; all cells used here, might be powered up, thus irnproving 
speed. However; ·another \\1ay to in1provc speed \\'Ould be by reducing the logic if 4 input NAN D 
gates and Set-Reset flip flops were available. 
5.3 Critical Patl1s 
There arc only two sections of the device where data can be distortioncd and clock rates degraded. 
These arc at the input and output control sections. The internal clock is fed-back through the 
MOD-8 counter which allows for extra delays to decrease the clock frequency. The frequency is 
the maxim um time that the control circuit takes to generate the internal clocks. 
These sections also depend on the status of the 32-bit Word Control Register, which has to provide 





A firsr-in-firJt-out (FIFO) queue can he r<>nstructcd hy using a shift register architl'Clure (lr a 
pointer contrc1I l(lgic; it can he in1plcrncntcd as a Gate-Array or as a single rhip contrcllling S<ln1c 
» 
type of rnen1ory device. It is generally in1plcrncntcd in (J\f ()S technc1lc)gics in Jiu of a greater 
density capahility and pcl\•.'cr pcrforn1ancc. 
The architecture, organization and technolc>gy in1plen1entation in the prototyJX' presented lh:rc, 
departs fron1 existing sin1ilar devices in that it provides functional nl~xihility at the systcrn user 
level hy separating the circuit rncxlc c>f opcratic>n frorn data input and output transrnission. 
Traditional FIFOs ha\'c hccn designed \\'ith the sarnc approach (hy using shift registers) hut they 
cornprornisc the function indcpcndcncy \\'ith data transn1ission. They require l\\'O separate control 
pins, one per 111,xle, \vhich also act as controlling clocks, this hccorncs a condition that dcrnands the 
user lo carefully cc)ntrol not c)nly the active n1clde of operation but alsc) the non-active one; it also 
creates a complete asynchronous cnvironrncnt subject to logic race conditions. 
The circuit designed in this study, C)n the other hand, f~tures only one pin controller for hc)th 
serial and parallel rnodcs; it also includes data clocks which can be active, independent of the 
mode of operation, and provides a synchronous data management logic easily controllable by the 
user. Asynchronous internal behavior is irnplerncntcd by the 32-bit Word Control Register; these 
asynchronous signa Is arc of no concern to the system user since they arc in tern ally generated. 
Furthermore; the external clocks and the logic control sections, generate internal clocks which 
depending on the mode of operation, will transmit data in series or in parallel. All of these device 
logic characteristics reduce the probability of circuit logic problems typical of asynchronous 
systems. 
This circuit, implemented in AT & T's SFOXIL Digital Bipolar technology, also presents the speed 
performance obtainable in such technology not used in commercial FIFOs. This development 
shows a new implemcnlalion use for Bipolar devices and Gate-Arrays. Even though\xlra function 




technology provid~~ an cxpc.ctcd high speed pcrfclrmancc. 
The development of this circuit alsc> utilized the Computer Automated l)csign t<><>ls con11nonly 
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Figure 3 - Input Control Logic 
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A 100MHz FIFO PROTOTYPE IMPL.EMENTED IN A 1.5µn1 SCALED OXIDE ISOl~Al~ED 
DIGITAL BIPOLAR TEC~lNOLOGY. 
BY: Rosanna L. Ramos-Vclita 
ABSTRACT 
D a l a h u IT c r i n g c i r c u i l s, s u c h a s F I r: 0 ( F i r s l - I n F i rs l -0 u l ) d l' v i c cs a r l' \\' id c I y u s l' d i n 
communication systems. These devices have hccn prcfcrahly 111anufactured 111 ('f\10S 
(Complementary ~1etal-Oxide Sernicc)nductc)r) tcchnok)gy. The technology preference is due to 
the fact that the main rival technology, digital Bipolar, is characterized hy having higher po\vcr 
dissipation, higher cost and lov.'cr packing density. However; Bipolar technologies such as ECL 
(Emitter Couple Logic) irnplcrnentcd in processes like AT & T's SFOX IL~ ( Scaled Fast OX idc 
Isolated Logic) arc very v.1c1I beginning to becorne a challenge to Ct\10S designs, specifically in 
areas v.1hcre high speed perforrnancc is required [ l ]. N evcrthcless, these type- of ne\v technologies 
arc not being used in FIFO designs; even thc)ugh high speed rnight be achil~\'Cd, rnany systc1ns still 
use CMOS FIFOs. The FIFO developed in this thesis, on the other hand, presents a new 
approach to data buffering device design. It also presents all the resulls of the design tools 
commonly used in CMOS but in this case applied to Bipolar. FJ1.(!hern1orc; it proves that data 
buffering techniques can be implcmcnled in Bipolar logic familie/ SUc as ECL, where high speed 
data rates might be required. 
This prototype uses a shift ~cgister design approach; since its rncmory depth is not a design 
concern, fall-through time will be taken as the total delay from the first to the last word. Data can 
also be written and read in serial and parallel modes through the correspondent input and output 
shift register buffers. It features serial to parallel interfaces [2] at the input and output ports. 
These interfaces perform also serial shift registers tasks. The output interface however; includes 





activated by the serial contrc>I signals hcing internally created. 
Additionally: all the serial and parallel data n1c1ven1cnt 1s cc>ntrollcd hy l\\'O clcx:ks: 
CLOCKWRITE and CLOCKREAD. These clocks manage the entire circuit synchrc1run1sly, even 
though, internal data is transfcrrc(I asynchrc)n<>usly. The advantage of ha\'ing c>nly <>nc ch>rk per 
input and output function, is that the clrx:ks arc independent <>f the input or <>utput rnodc. It als<> 
establishes a synchronous relationship })Ct\.vccn how external data should be \vrittcn and read; 
which in turn diminishes the <>ccurrences of race cc)nditions and serial d~1ta being sent in p~1rallcl 
. 
or vice versa. 
The input and output control pins SP\VRITE and SPREAD, generate inlcrn~tl decisions so that, 
although the clock might he still tc>ggling, the systcrn \viii knc>\\' ho\v to transfer data ( in series or 
in parallel) and when tc> stop the internal clocks. That is, the FIFO dL'scrihcd in this study 
implernents a synchronous-as_ynchronous data 1nanagen1cnt invisible to the user. 
The simulation results confirrn the predicted high speed perforn1ance of the circuit; clock signal 
rates of 100 MHz arc obtained \vhich dcn1onstratcs the speed capability or these Bipolar devices. 
These results further prove-in the accuracy of the logic, ti1ning and behavioral description c>f the 
subcircuits and function blocks used in this design. 
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